Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Atspeed ATPG using PLL clocks

Status
Not open for further replies.

ranger01

Advanced Member level 4
Joined
Jan 20, 2012
Messages
100
Helped
14
Reputation
28
Reaction score
15
Trophy points
1,298
Location
Santa Clara, CA
Activity points
1,908
My design doesn't have any PLL blocks. But I would like to generate Atspeed transtion patterns without using On chip clock controller support. Is it possible to do so?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top