Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ATA/ATAPI low level question

Status
Not open for further replies.

domu

Newbie level 4
Newbie level 4
Joined
Sep 5, 2005
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,333
I am trying to figure out what exactly is happening
on ATA/ATAPI bus right after power-on. From what
I understand - host shoud send RESET command, then
after some predetermined time send query to identify
devices on the bus. But in reality, it does not look
much like that. I have connected logic analyzer, and
from what I see there are flying some READ commands
before any WRITE (to send a command) happen. Why ?

Anyone know/understand what should be the actual
sequence of events ?
 

The start-up sequence is discussed in a paragraph Power-on and hardware reset protocol of the ATA specification.
 

Correct, true in every version that I have here. The problem is that
they state:

"If the host asserts RESET-, regardless of the power management mode,
the device shall execute the hardware reset protocol. (...) A host should
issue an IDENTIFY DEVICE and/or IDENTIFY PACKET DEVICE command
after the power-on or hardware reset protocol has completed to determine
the current status of features implemented by the device(s)."

Now, what I see on LA is that after RESET, there is few READ commands
sent from HOST, before it issue 0xA0 (packet command (why?)), and then
finally 0xA1 (IDENTIFY PACKET DEVICE).

So...
- why there are READs ? after RESET, but before IDENT ?
- where I can find _that_ explained ?
- what am I missing ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top