Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Asynchronous D flip flop with preset and clear

BB11

Member level 4
Joined
Jan 4, 2010
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,828
Hello

Can you please confirm if this is the circuit diagram is correct for Asynchronous Positive edge triggered D flip flop with preset and clear? I am not getting expected results only for 1 condition : when Preset =1, clear=0 -- expected output Q=1 but it shows Q=0.

Can you please advice?

Thanks
 

Attachments


KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
18,761
Helped
4,184
Reputation
8,370
Reaction score
4,120
Trophy points
113
Activity points
123,389
Hi,
esults only for 1 condition : when Preset =1, clear=0 -- expected output Q=1 but it shows Q=0.
Preset = 1: since Preset is LOW active --> Preset is not active
Clear = 0: since Clear is LOW active --> Clear is active

So when Preset is not active, while Clear is active, I expect Q to be 0.

Klaus
 

BB11

Member level 4
Joined
Jan 4, 2010
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,828
Hi,

Preset = 1: since Preset is LOW active --> Preset is not active
Clear = 0: since Clear is LOW active --> Clear is active

So when Preset is not active, while Clear is active, I expect Q to be 0.

Klaus
Hello

Please check this output
 

Attachments


KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
18,761
Helped
4,184
Reputation
8,370
Reaction score
4,120
Trophy points
113
Activity points
123,389
Hi,

I´ve had a quick view. I found nothing unusual with the FF behaviour.

..But with your test setup:
* CLK is slower than other signals. Does this make sense?

I assume your test setup is not very useful. --> make CLK the fastest signal or setup for special cases

Klaus
 
  • Like
Reactions: BB11

    BB11

    points: 2
    Helpful Answer Positive Rating

BB11

Member level 4
Joined
Jan 4, 2010
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,828
Hi,

I´ve had a quick view. I found nothing unusual with the FF behaviour.

..But with your test setup:
* CLK is slower than other signals. Does this make sense?

I assume your test setup is not very useful. --> make CLK the fastest signal or setup for special cases

Klaus

Thank you.. I will update the clock
 

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top