Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Asynchronous and synchronous reset are mixed!

Status
Not open for further replies.

dewdrop

Junior Member level 2
Joined
Jul 27, 2003
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
166
Now i am reading some ip's rtl code, i found that both asynchronous and synchronous reset are used in this module. Is the good coding style?
What should I take care about in designing these asynchronous and synchronous mixed module?
 

Depends. If using async reset is fine to make it functional, why not. And some block may not have running clock upon the start-up and may need async reset.
If you want to make it all synchronous, put sync flops before the async reset port.
 
Depends. If using async reset is fine to make it functional, why not. And some block may not have running clock upon the start-up and may need async reset.
If you want to make it all synchronous, put sync flops before the async reset port.

Thanks a lot!
Can you explain futher why we should put the sync flops before the async reset port?
 

Because you can make sure all the flop meet reset recovery and removal time and can avoid a potential metastability issue.
 

That means you are ensuring that reset is asserted asynchronously & deasserted synchronouslly & there are no reset removal & recovery issues .
 

No, not a good practice. Make sure what your top level architecture says, and keep a uniformity throught the design.
 

Depends. If using async reset is fine to make it functional, why not. And some block may not have running clock upon the start-up and may need async reset.
If you want to make it all synchronous, put sync flops before the async reset port.

this is very good explanation...u need to synchronize the reset signal with the destination clock domain...by a normal synchronizer block....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top