Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Asynchronous and Active Low Reset

Status
Not open for further replies.

kunal1514

Full Member level 1
Joined
Dec 13, 2006
Messages
98
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,027
Hi All,

Can anybody tell

Why RESET is Active Low and Asynchronous.
 

cks3976

Full Member level 6
Joined
Aug 8, 2007
Messages
346
Helped
84
Reputation
168
Reaction score
81
Trophy points
1,308
Location
India
Activity points
3,324
Reset can be either Active high or Low. That depends on the target device logic. There are active high reset devices available (example : **broken link removed**). But the reason for resets to be active low is because RESET is intended to keep all devices in sleep-mode (reset mode) when power rails are coming up slowly. So if you have an active high reset, the reset signal itself might have not come up to proper voltage levels and it may not properly reset the target device. Also please keep in mind Active high ot low resets will have no effect on power drawn by CMOS. Yes, on TTL it will have some difference.

And... that's the same reason why reset signals are independent of any other logic, hence asynchronous. But at the same time they can be made synchronous too ;-).. see below:

module sync_rst (clk,rst);
input clk;
input rst;
wire clk;
wire rst;
always @ (posedge clk )
if ( rst == 1'b1) begin
:
:
:
;
end
else begin
:
:
:
;
end
endmodule

---------- Post added at 07:18 ---------- Previous post was at 07:13 ----------

Also please have a look at this notes : **broken link removed**
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top