Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Asynch Reset] Find active low or active high

Status
Not open for further replies.

maulin sheth

Advanced Member level 2
Joined
Oct 24, 2010
Messages
502
Helped
90
Reputation
179
Reaction score
90
Trophy points
1,318
Location
Bangalore, India
Activity points
4,161
Hello All,

How to find the asynchronous reset is active high or active low in the design using Design Compiler?

As Top level reset port is connected through inverter to some sequential logic and sometimes it is connected through non inverted...so how to find this...specifically in DC.

Thanks & Regards,
Maulin Sheth
 

If you can you trace the path from the reset port to the reset pin on the sequential cell then the logic unateness will show you.
 

If you can you trace the path from the reset port to the reset pin on the sequential cell then the logic unateness will show you.

Thanks for replying..
Yea..that is true..But I Want to use it as a last option...
Do you know any commands or logic or script to find this in DC Compiler?
 

Look at a flop which connects directly to the reset port. You can determine if the reset is active low or high by the flop reset type definition.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top