Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Assura RCX extracted view is not showing metal layers in IC5141USR1

Status
Not open for further replies.

anannya

Newbie level 3
Joined
Jun 8, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Hyderabad,India
Activity points
1,326
Hi,
I am using Assura RCX to carry out parasitic extraction of an inverter layout. Cadence icfb version I am using is IC5141USR1. The tool is extracting the layout successfully, but the extracted view shows NMOS and PMOS symbols in place of metal layers. Parasitics (resistors and capacitors) symbols are present in the extracted view, but it does not show any metal layers.
Can anybody throw some light, why is it so?

I saw a couple of previous posts mentioning about setting the valid layers from LSW, but that doesn't help.

Thanks.
Ananya
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,687
Reputation
5,354
Reaction score
2,289
Trophy points
1,393
Location
Germany
Activity points
44,153
... setting the valid layers from LSW, but that doesn't help.
Did you include the extracted layers (e.g. M1 ext in addition to M1 dwg - depending on your setUp)?
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,042
Helped
2,056
Reputation
4,116
Reaction score
1,903
Trophy points
1,393
Location
USA
Activity points
56,448
Setting -which- valid layers is probably key. If you don't
know which, then make them all valid and all visible so
you can see what there is, coming out of extract. You
would think that the foundry PDK uses purposed layers
for their purpose, but that comes down to cases.
 

anannya

Newbie level 3
Joined
Jun 8, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Hyderabad,India
Activity points
1,326
Hi,
I set them as all layers valid and visible to make them visible in ext view, but it doesn't fix the extracted view which shows the pmos and nmos device symbols. However, the simulation team is ok as far as they are getting the parasitic values in the view. So thanks for your inputs...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top