Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Assertion based methodology and tool user manual

Status
Not open for further replies.

saho

Member level 3
Joined
Apr 4, 2003
Messages
59
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,072
hello.

I am interested in learning and using assertion (PSL, SystemVerilog) on my next verification project.

Can you share with me your success story (not from tool vendor!)
 

andromeda

Member level 3
Joined
Sep 26, 2002
Messages
65
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,149
You still could consult Foster's book about assertions (and forget that he works for Verplex), it is more or less usefull.
Unfortunatelly we use asertions in very limitted way (not really assertion-based design, but only some protocol checkers and similar things in test environment). It saves us a lot of time somethimes, but we don't have lots of them, so there are no false fires and simulation slow-down doesn't exist.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top