ASSEMBLE DESIGN -Physical Design using CADENCE SOC ENCOUNTER

[viswanadh_babu]

Hai All,


In toplevel design , we use lefs of partition blocks . After performing the assemble design ,
and saving it, even though the design is flat the partition lef is being reflected. Why?


Anyone Can explain This .

Thnaks in advance
K.VISWANADH BABU