Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The minimum feature size is the minimum size which can be created repeatably by process (lithography, etching ...).
The minimum MOST length is the minimum gate length of transistor which can operate repeatably under conditions, declared by foundry.
For example, TSMC 0.18u process provide 0.18u gate length for 1.8V MOST and 0.3u gate length for 3.0V MOST.
And TSMC 0.5u process provide 0.5u gate length for 5V MOST and 3.0u gate length for 40V MOST.
Generally speaking, minimum channel length of the transistor and the minimum feature size of the process is the same value. We are not necessary to distinguish them for normal application.
that's true in some cases (for designer) but for layout, an analog guy sees much more of this feature sizing than SCMOS digital guy..
for example - a 0.5um process can have 0.5um gate length, but gate spacing can only be 0.6um. very important for cascode current source.
another example - 0.25um process may have 0.4um minimum metal 1, in order to properly surround 0.25um^2 contact size. in this case, the smallest feature is the 0.25um contact, but metal is no longer minimum.
true analog processes let you use every last micron for layout, but the rules are much more complicated than SCMOS digital processes.
in a normal SCMOS process, your minimum contact would be 2*lambda, or 0.25um, but minimum metal width and metal spacing would be 4*lambda, or 0.5um. not quite as dense as the 0.4um allowed in analog rules.
so basically - yes, minimum feature size will definately tell you minimum gate length (haha - that's the whole point) but the entire process will not necessarily use minimums.
hi,
minimum feature size is the one the process can create minimum size .based on this we define the process technology.
so , it is same as the minimum gate length.
but ,it can create the more size devices but the worst case is the minimum size
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.