Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ASITIC problems: round-off error, KCL violation, s-parameter

Status
Not open for further replies.

Ruritania

Member level 5
Joined
Nov 18, 2004
Messages
93
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
856
Help: ASITIC Problems

Hi,

1. While using ASITIC to simulate inductors, when I turned on the eddy option, I kept getting the "round-off error" messages, why and how to solve this problem?

2. Why do I get the warning messages of "KCL violation"? is this warning important?

3. While modeling the transformers, how to extract the S-params from ASITIC? If the 2porttrans command can be used, then which two port does this command refer to??

Thank you,

Ruri
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top