Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ASIC Design Libraries

Status
Not open for further replies.

subhash_chevella

Member level 3
Joined
Sep 19, 2011
Messages
61
Helped
15
Reputation
30
Reaction score
15
Trophy points
1,288
Location
Bangalore
Activity points
1,698
Hello all,

While doing Synthesis and Timing analysis using DC and PT we will use Worst Case libraries.
At the time of Fabrication which library will be used and why?

thanks,
Subhash
 

kornukhin

Full Member level 3
Joined
Sep 2, 2010
Messages
165
Helped
47
Reputation
94
Reaction score
46
Trophy points
1,308
Location
Zelenograd
Activity points
2,169
Worst Case library used to analyze setup violations for worst operating conditions (to be sure that design still be working in such case).
Worst/best/typical libraries contain different timing information for the same model of silicon (GaAs...), which will be fabricated.
 

subhash_chevella

Member level 3
Joined
Sep 19, 2011
Messages
61
Helped
15
Reputation
30
Reaction score
15
Trophy points
1,288
Location
Bangalore
Activity points
1,698
Hi,
I got your point.
My question is with respect to which library they will fabricate the chip?
 
  • Like
Reactions: vid31

    vid31

    Points: 2
    Helpful Answer Positive Rating

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
348
Helped
176
Reputation
350
Reaction score
170
Trophy points
1,323
Activity points
3,742
The FAB deliver to customers (IP/Lib developers) spice model of transistors in three corners Fast, Typical and Slow (Fast mean smallest delay). The FAB guarantee, that the most chips(wafers) will contain transistors with parameters equal to Typical, bust some chips (wafers) may contain transistors with parameters between Fast and Slow (it's real life). Then IP developer is characterize (measure parameters) their IP/Lib schematic in different condition (usually it is Typ_transistor+Typ_temperatur+Typ_voltage, Slow_tran+High_temp+low_volt, Fast_tran+Low_temp+High_volt, these conditions are correspond to typical_delay, biggest_delay and smallest_delay). In order to be sure, that your design is working at different temps, different volts, you should check your timing in different conditions. And FAB will try(only try) to fabricate your chip with Typical parameters of transistors. Still, it's real life, that your chips will be fabricated with parameters between Fast and Slow (not equal to Typ).
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top