Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

array in VHDLfor test pattern generation

Status
Not open for further replies.

jincyjohnson

Member level 4
Member level 4
Joined
Aug 24, 2013
Messages
72
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Visit site
Activity points
436
I want to store some values and then i want to retrieve it.in first clock cycle, the output of a johnson counter is xor with the first seed bit and store these in consecutive location.then the johnson codewords xor with the second seed bit.This is repeated for all seed bits.Each one corresponds to a scan chain.This is given as the test vector input or primary input to the circuit under test.How the results is stored and how it is retrieved
 

You have asked this before. Apparently the rather unclear question didn't bear an answer, and I fear the new one does neither.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top