Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

area of source, area of drain, etc. if we only have the spice model

Status
Not open for further replies.

alex2013

Junior Member level 2
Joined
Jun 14, 2013
Messages
20
Helped
5
Reputation
2
Reaction score
3
Trophy points
3
Activity points
0
Hi,
I am getting only an Hspice model from my foundry (for some reason).
Usually, when using cadence, the value of area of source, area of drain, etc will be filled automatically, but currently I have no access to cadence tools,
only using foundry-unsupported Synopsys schematic capture tools.

Any idea how do I get the values of as, ad, ps, pd, etc? or will using default values not affect the simulation result much? (there are default values hard coded in the model files)

Thanks.
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,114
Helped
2,694
Reputation
5,368
Reaction score
2,294
Trophy points
1,393
Location
Germany
Activity points
44,061
These values only affect the ac & transient simulation results.

You could measure the drain & source lengths (ld & ls) - usually they are equal.

If so (ld=ls=l) :
area as = ad = w*l (w=transistor(gate)-width ; l=drain-length resp. source-length, l is perpendicular to the gate)

periphery ps = pd = w+2l (the width adjacent to the gate usually isn't counted, because this part of the capacitance is already considered by the gate capacitance).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top