Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Technically, variables are synthesizable.
However, synthesis results of variables is somewhat tool dependent and is not recommended for production designs.
I've used them successfully in the past, there are some guidelines on their usage - write before you read etc. A good design checker such as Leda (www.synopsys.com) or SpyGlass would help there.
Yes, Variables are very much synthesizable and I have also used them in couple of my designs. what needs to be understood is the differences between Signals & Variables and how exactly they behave.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
