Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Are those equations true or false?

Status
Not open for further replies.
E

ednan

Advanced Member level 4
Joined
Feb 13, 2007
Messages
118
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
2,059
TRue n False

(i) Idss =0 at Vgs =0

(ii) Vgs (off) = Vp

(iii) Vgs < Vp => Id=0


Regards
Ednan
[/b]

Added after 59 minutes:

As Answer Me As Soon As Possible
 

Re: True n False

i will tell U Answers...Don't Worry
 

Re: True n False

PLz Answer As Soon As Pooosible...
 

Re: True n False

i) false

ii) true

iii) false
 

Re: True n False

What is the meaning of the 3rd question??

1> Idss = 0 when Vgs = 0 for enhancement transistors only...
 

Re: True n False

The 3rd Is TRUE
 

Re: True n False

How 3rd is true?......

plz give some explanation
 

Re: True n False

How the 3rd is true??? there will be some subthreshold current flows even Vgs < Vp
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top