Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Linting is only one to check pre logical connections and ports in order to avoid pre synthesis and post synthesis simulations mis match, i dont think so there is any tool avilable for e and vera, as one is not going to synthesize vera/e code.
Linting is only one to check pre logical connections and ports in order to avoid pre synthesis and post synthesis simulations mis match, i dont think so there is any tool avilable for e and vera, as one is not going to synthesize vera/e code.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
