Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Are ternary operators synthesizable?

Status
Not open for further replies.

spartanthewarrior

Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
Hi All,

Can any body tell me that is this Synthesizable or Not.

a == b ?

//------ (Ternary Operator)
 

LinXiaoling

Member level 1
Joined
Feb 25, 2008
Messages
32
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,490
Re: Will it Work

Whether it can be synthesized or not bases on the data volum of "a "and "b" ,the code style and your vendor lib. you can try to synthesize the code in a seperate module.
this is my opinion,hope it can help u a bit.
 

vlsi_whiz

Full Member level 4
Joined
Nov 12, 2005
Messages
216
Helped
49
Reputation
98
Reaction score
24
Trophy points
1,298
Location
Penang
Activity points
3,139
Re: Will it Work

Ternary operators can be synthesized if they are used along with the assign statement. When used with the assign statement (conditional assignment), this code yields a MUX, for ex,

assign y = (a==b)? 1'b1:1'b0;
 

spartanthewarrior

Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
Re: Will it Work

What should be the Synthesis Circuit.

for

a = (b == 1'b1) ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top