Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

architecture of Track and Hold for Pipeline ADC needed

Status
Not open for further replies.

wael_wael

Full Member level 4
Joined
Dec 3, 2005
Messages
221
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Activity points
2,760
Hi every body

i am starting design of track and hold, do u have any idea about good architecture.
pls could u suggest me any architecture

regards
 

Chose of architecture depend from accuracy, sampling rate, Vpp, technology. You can find number papers which describe different architectures. For slow sample and high resolution you can chose opamp based schemes, for high speed applications best solutions is SEF and diode bridge based schemes.
 

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top