Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

apply clock gating and then how to check whether it works.

Status
Not open for further replies.

gepo

Newbie level 6
Joined
Dec 9, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,438
Hi, all,
I have mips.v (register level verilog code) and a tcl script of design compiler.

For applying clock gating, I add such a command
set_clock_gating_style -minimum_bitwidth 2
in my script.

but, after the synthesis, the power report is still the same as that without that command.

Do you know what is the reason or my method for applying clock gating is wrong, namely i should do more things than just adding a command?

thanks a lot.
 

Re: apply clock gating and then how to check whether it work

Hope you must have done

insert_clock_gating

after that :D
 

Re: apply clock gating and then how to check whether it work

thanks very much, it really works.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top