Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anyone comment like how is the timing verification done for a stanard cell lib.As i see there is a lot of difference between the variuos timing engines.So is any spice simulation involved while generatung these cells.
I remember about 10 years ago I did this job. I used as a reference some Cadence documentation. They had a special tool for automatic cell characterization (may it called ACC) and some documentation about this tool and characterization procedure. I didn't have this tool for my job. I had to do all the characterization manually. I want to say it was a very boring job.