Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

anybody can explain carrier recovery and timing recovery

Status
Not open for further replies.

yakinlu

Newbie level 6
Joined
Nov 13, 2004
Messages
12
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
138
Can anybody explain carrier recovery and timing recovery of DQPSK.
I kown there are component as: PED,LOOP filter,NCO and complex multipler.
What kind of architeture of both carrier recovery and timing recovery of DQPSK?
 

arsenal

Full Member level 2
Joined
Oct 17, 2004
Messages
143
Helped
15
Reputation
30
Reaction score
4
Trophy points
1,298
Activity points
1,103
i used to use a pll in verilog
 

Puppet1

Advanced Member level 2
Joined
May 7, 2004
Messages
689
Helped
11
Reputation
22
Reaction score
9
Trophy points
1,298
Activity points
6,074
get the gardner book on pll

has chapter on clock and timing recovery as well as carrier recovery.
also try haykin communications texts
 

usrocky

Newbie level 6
Joined
Nov 13, 2006
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
carrier recovery is for synchronization
timing recovery is picking the time instant within the symbol period which provide you the highest SNR
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top