Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Any ways to shorten simulation time

Status
Not open for further replies.

walker5678

Full Member level 3
Joined
May 17, 2006
Messages
179
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,493
If you are designing a DC/DC converter, you must have a clock frequency more than 1MHz, so the simulation time becomes very long.

Is there any good ways to shorten the simulation time?
 

Which software are you using for simulation?
 

Likely not, if you are doing a transient simulation. Typically the feedback loop dynamics of such a circuit are done by doing an AC simulation using linear equivalent blocks for the switching portions of the circuit to optimize the feedback loop. This is much faster than a transient simulation. After that you can verify the design using transient analysis with the switching circuit added which, of course, will require the longer simulation time.
 
It depends what you are trying to simulate. First question
is always, "do I need full detail for ____"? Odds are, only
a sliver of the path really needs maximum accuracy and
granularity. If you don't intend to plot it or print it, maybe
it is better represented behaviorally and/or with continuous
(state space average?) macromodels.

That's how LTSpice acts so fast while using a fairly ordinary
SPICE engine at the bottom of it all - their devices have
a lot of work put into behavioral modeling for the bits that
don't have much "pin exposure".
 
Typically the feedback loop dynamics of such a circuit are done by doing an AC simulation using linear equivalent blocks for the switching portions of the circuit to optimize the feedback loop.

I am using general averaged switch model, which is in the book " Fundamental of power electronics" , and write veriloga model to substitute the buck switch network, and do AC analysis, but found it is difficult to establish the DC operating point. I am still researching.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top