Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Annotating delay to the top level using Synopsys DC.

Status
Not open for further replies.
C

clazzic

Newbie level 5
Joined
Dec 14, 2008
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,330
I have two blocks for which I want to annotate delay to top level using Synopsys DC.

Can I use propagate_ilm to annotate delay to the top level.

How to create_ilm at the block level. Do I need to read in the block level SDF and then create ilm using create_ilm.

What about the timing constraints. Do I need to propagate even the timing constraints from the block level to top level.

tx
clazzic
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top