Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Analog Tristate Buffer

Status
Not open for further replies.

coates

Member level 1
Member level 1
Joined
May 20, 2013
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,660
Hi guys.

I'm trying to implement some sort of analog tristate buffer that can pass positive and negative DC signals so that I can force an analog input voltage to zero when necessary (to turn off a push-pull output).

Is this possible, in a simple way? Or would one have to add a bias voltage, then switch it, then remove the DC bias again?

Many thanks.
 

I understand a buffer amplifier followed by an analog switch as an analog tri-state buffer. It's e.g. utilized in sample-and-hold circuits. There are also OP-amps with disable feature. They set the output stage to high Z, but there's a certain leakage current, usually higher than with a true analog switch.
 
  • Like
Reactions: coates

    coates

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top