Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Analog Delay locked loop circuit THESIS

Status
Not open for further replies.

blowfish

Member level 4
Joined
Jul 20, 2006
Messages
77
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
INDIA
Activity points
1,829
delay locked loop thesis

AS I AM DOING A PROJECT IN DELAY LOCKED LOOP ,I WANT TO STUDY THE ANALOG DELAY LOCKED LOOP CIRCUIT DESIGN ,TYPES AND DIFFERENT METHODLOGIES USED FOR DESIGNING THE CIRCUIT

PLEASE SEND ME SOME PAPERS OR THESIS ,WHICH EXPLAINS THE DLL FROM THE SCRATCH TO THE END FOR JITTER REDUCTION AND MINIMIZATION



THANKS IN ADVANCE
 

analog delay circuit

Low-jitter clock multiplication: a comparison between PLLs and DLLs

van de Beek, R.C.H. Klumperink, E.A.M. Vaucher, C.S. Nauta, B.
Univ. of Twente, Enchede, Netherlands

This paper appears in: Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on]
Publication Date: Aug. 2002
Volume: 49 , Issue: 8
On page(s): 555 - 566
ISSN: 1057-7130
INSPEC Accession Number:7478914
Digital Object Identifier: 10.1109/TCSII.2002.806248
Posted online: 2002-12-16 09:58:56.0




Abstract
This paper shows that, for a given power budget, a practical phase-locked loop (PLL)-based clock multiplier generates less jitter than a delay-locked loop (DLL) equivalent. This is due to the fact that the delay cells in a PLL ring-oscillator can consume more power per cell than their counterparts in the DLL. We can show that this effect is stronger than the notorious jitter accumulation effect that occurs in the voltage-controlled oscillator (VCO) of a PLL. First, an analysis of the stochastic-output jitter of the architectures, due to the most important noise sources, is presented. Then, another important source of jitter in a DLL-based clock multiplier is treated, namely the stochastic mismatch in the delay cells which compose the DLL voltage-controlled delay line (VCDL). An analysis is presented that relates the stochastic spread of the delay of the cells to the output jitter of the clock multiplier. A circuit design technique, called impedance level scaling, is then presented which allows the designer to optimize the noise and mismatch behavior of a circuit, independently from other specifications such as speed and linearity. Applying this technique on a delay cell design yields a direct tradeoff between noise induced jitter and power usage, and between stochastic mismatch induced jitter and power usage.
 

delay cell linearity + dll

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

Foley, D.J. Flynn, M.P.
Dept. of Microelectron, Nat. Univ. of Ireland, Cork, Ireland;

This paper appears in: Solid-State Circuits, IEEE Journal of
Publication Date: March 2001
Volume: 36 , Issue: 3
On page(s): 417 - 423
Meeting Date: 05/21/2000 - 05/24/2000
Location: Orlando, FL
ISSN: 0018-9200
CODEN: IJSCBC
INSPEC Accession Number:6889726
Digital Object Identifier: 10.1109/4.910480
Posted online: 2002-08-07 00:19:21.0




Abstract
This paper describes a low-voltage low-jitter clock synthesizer and a temperature-compensated tunable oscillator. Both of these circuits employ a self-correcting delay-locked loop (DLL) which solves the problem of false locking associated with conventional DLLs. This DLL does not require the delay control voltage to be set on power-up; it can recover from missing reference clock pulses and, because the delay range is not restricted, it can accommodate a variable reference clock frequency. The DLL provides multiple clock phases that are combined to produce the desired output frequency for the synthesizer, and provides temperature-compensated biasing for the tunable oscillator. With a 2-V supply the measured rms jitter for the 1-GHz synthesizer output was 3.2 ps. With a 3.3-V supply, rms jitter of 3.1 ps was measured for a 1.6-GHz output. The tunable oscillator has a 1.8% frequency variation over an ambient temperature range from 0°C to 85°C. The circuits were fabricated on a generic 0.5-μm digital CMOS process
 

delay line loop mismatch noise

A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction

Du, Q. Zhuang, J. Kwasniewski, T.


This paper appears in: Circuits and Systems II: Express Briefs, IEEE Transactions on [see also Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on]
Publication Date: Nov. 2006
Volume: 53 , Issue: 11
On page(s): 1205 - 1209
Number of Pages: 1205 - 1209
ISSN: 1057-7130
Digital Object Identifier: 10.1109/TCSII.2006.883103
Posted online: 2006-11-13 07:50:44.0




Abstract
A low phase noise, delay-locked loop-based programmable frequency multiplier, with the multiplication ratio from 13 to 20 and output frequency range from 900 MHz to 2.9 GHz, is reported in this brief. A new switching control scheme is employed in the circuit to enable the capability of locking to frequencies either above or below the start-up frequency without initialization. To reduce the spurious output power level, a low-bandwidth auxiliary loop [period error compensation loop (PECL)] is employed to compensate for the output period error caused by the phase realignment errors. This frequency multiplier is implemented in TSMC 0.18-<formula formulatype="inline"><tex>$mu{hbox {m}}$</tex> </formula> CMOS technology and measured with a synthesized frequency source. A significant reduction of the output spurs from <formula formulatype="inline"> <tex>$-$</tex></formula>23 to <formula formulatype="inline"><tex>$-$</tex> </formula>46.5 dB at 1.216 GHz is achieved by enabling the PECL. The measured cycle-to-cycle timing jitter at 2.16 GHz is 1.6 ps (rms) and 12.9 ps (pk-pk), and the phase noise is <formula><tex>$-$</tex></formula>110 <formula formulatype="inline"> <tex>${hbox {dBc} }/{hbox {Hz} }$</tex></formula> at 100-kHz offset with a power consumption of 19.8 mW at a 1.8-V power supply.
 

design of cmos analogdelay circuit

The following material may be helpful for you.Actually I've benefited a lot.


Regards.
 

analog delay cell design ieee

see
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top