Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Amplifier biasing: Methodology?

Status
Not open for further replies.

megaknaller

Member level 2
Member level 2
Joined
Apr 4, 2013
Messages
45
Helped
1
Reputation
2
Reaction score
2
Trophy points
1,288
Visit site
Activity points
1,832
Hi,

I´m working with Virtuoso/Spectre in the design of a low noise amplifier. The very first thing to choose is a proper transistor operating point which provides a good compromise between noise figure (low current) and high gain (high current). I´ve been told that the first thing is to define the appropriate current density (J_c) for the required noise figure but I don´t have the technology minimum noise figure specifications nor its corresponding optimum biasing.

How can I do this? Should I set a minimum transistor size and perform a sweep over different collector currents (I_c) for obtaining different J_c and look at the noise figure/maximum available gain results to decide which current to choose? Or how do you evaluate the right J_c for your application?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top