Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Here's a tutorial presentation I had created for AHB Bus training at my office. I've kinda put in only the relevant info need so that by the time you're through with it you will know at least most of the AHB Bus details.
Nice one.....I have one doubt regarding AHB.
If in the same cycle htrans is BUSY and hresp is error with ready zero then what should be the htrans in the next cycle i.e. while error and hready is 1.
Reply people i got stuck there.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.