Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

altera dumping problem

Thread starter pratik bheley
Start date Mar 3, 2010

Status: Not open for further replies.

Mar 3, 2010

#1

P

pratik bheley

Newbie level 4

how to dump .sof file in altera

Mar 3, 2010

#2

D

devas

Full Member level 2

Hi,

When it is not generated during "Generate programming files", you can try File > Convert Programming Files in the Quartus GUI.

Devas

Status: Not open for further replies.

Similar threads

H
Altera DE2-115 SDRAM byte enables
- Started by hexaeder
- Mar 18, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
O
Altera DE2 115 GPIO pin
- Started by Oscar99haha
- Jul 31, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
X
Still have problem with understanding `include in Verilog
- Started by Xenon02
- Oct 2, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
M
Problem with PS/2 communication over UART
- Started by mtaciano
- Jul 7, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top