Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Algorithm for fixed-point multiply and dividing

Status
Not open for further replies.

ali_th

Member level 3
Joined
Mar 30, 2007
Messages
60
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,630
Hello my dear friends
I need an algorithm that act flouting multiply and dividing with fixed point system. All register have 32 bits.
Thanks
 

i need this agorithm as soon as posible. please help me.
thanks alot
 

Hi

There was a project on opencores for IEEE745 "floating point" in behavioral verilog.
you can understand it and implement it in SW
If you need to do it from the beginning you need to study the IEEE745 standard for floating point representation.
a very simple approach is to shift the offset and modify the mentessa with this shift until the two numbers have the same mentessa and do divide between the two offsets and then renormalize the result for correct representaation
you should also take care of special cases and special numbers representations.

you can also check this course at stanford
https://www.stanford.edu/class/ee486/

Salam
Hossam Alzomor
www(.)i-g(.)org
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top