Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

AHDL syntax clarification

Status
Not open for further replies.

mohd_ind00

Junior Member level 3
Joined
Dec 17, 2004
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
269
ahdl syntax

Hi all...

Pl see the below code and explain, how it evalvates a constant with bus in AHDL..

var1[9..0] = var2[9..0]+12;

And is the following syntax valid for bus decleration..(want only these lines in bus)

add_bus[15,14,10..0]

reply if any knows.

regards!
 

shashavali

Newbie level 3
Joined
Dec 18, 2004
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
18
ahdl bus syntax

hi,

i think second one is not possible..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top