Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Advice on floor planning a SOC chip

Status
Not open for further replies.

sparc200

Newbie level 5
Joined
Jan 15, 2003
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
92
Can any one give me some advice on floor planning a SOC chip?
Is there any material online?
Thanks
 

Re: floor plan

The best way to learn is to go through the user manuals of the tool and parallely try them in the tool.

**broken link removed**
 

Re: floor plan

floorplan should be in such a way that, it should reduce SI problems, routing conjestion and power requirement and good placement.

if placement & routing is unsatisfied, then we need to repeat the floorplan.
 

floor plan

how abt flat and heirachial floor plannin .. :)

jes go thru some materials on nano encounter ultra.. wud always help you when it comes to nano meter design technology.

with regards,
arun
 

Re: floor plan

sparc200 said:
Can any one give me some advice on floor planning a SOC chip?
Is there any material online?
Thanks


flooplan is done before the placement in ASIC flow
there is pdf down for ur reference
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top