Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Advantages of not instantiating DPRAM but to realize by registers

fragnen

Member level 5
Joined
Apr 3, 2019
Messages
93
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
596
What are the advantages to realize small memories as registers instead of DPRAM in a FIFO?
 

dpaul

Advanced Member level 4
Joined
Jan 16, 2008
Messages
1,453
Helped
305
Reputation
610
Reaction score
301
Trophy points
1,373
Location
Germany
Activity points
10,922
Decreased latency & less-routing delay.
 

    fragnen

    points: 2
    Helpful Answer Positive Rating

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,113
Helped
374
Reputation
748
Reaction score
385
Trophy points
83
Activity points
10,685
in ASICs, one flip flop can be easily 2-4x the size of an SRAM bit cell. it's a terrible trade-off.
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,140
Helped
2,091
Reputation
4,186
Reaction score
1,938
Trophy points
1,393
Location
USA
Activity points
57,287
One reason could be lack of a suitable dual port RAM
IP block or compiler, at the foundry in their supported
PDK. I work with some pure play foundries which have
low level PDKs (basic FETs, passives) but no in-house
standard cell, I/O or memory libraries.

Trying to gen up your own SRAM and make it able to
provide functional simulation, pass verification might
be too much of a cost & schedule burden, and make
sense to eat the area instead (at least the guts are
good to go, simulation and verification wise?).
 

    fragnen

    points: 2
    Helpful Answer Positive Rating

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,113
Helped
374
Reputation
748
Reaction score
385
Trophy points
83
Activity points
10,685
Why is then the small memories are realized by flipflops?
it's faster and you can access as many elements as you want at the same time. with RAM, you have one, sometimes two ports. with flops you have N ports, so to say.
 

    fragnen

    points: 2
    Helpful Answer Positive Rating

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,140
Helped
2,091
Reputation
4,186
Reaction score
1,938
Trophy points
1,393
Location
USA
Activity points
57,287
RAM has large physical extent / wireload, to be
driven by the smallest possible devices. Logic
gates tend to be built with higher drive strength
(it's not like you could go lower, than a SRAM
min-W pair, through a min-W access switch).
 

dpaul

Advanced Member level 4
Joined
Jan 16, 2008
Messages
1,453
Helped
305
Reputation
610
Reaction score
301
Trophy points
1,373
Location
Germany
Activity points
10,922
@fragnen ,
How the latency and routing delay will be more for RAMs compared to registers?
You seem to ask a cascade of questions, due to which we are digressing from the original topic. For clarity in this forum we cater to, 1 thread = 1 topic.

Now before I or anyone else answers the above question related to routing, I would like to ask how much do you know routing for ASICs?
Because someone may post an answer, and then you will be back asking multiple questions based on that answer.
 

fragnen

Member level 5
Joined
Apr 3, 2019
Messages
93
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
596
@fragnen ,

You seem to ask a cascade of questions, due to which we are digressing from the original topic. For clarity in this forum we cater to, 1 thread = 1 topic.

Now before I or anyone else answers the above question related to routing, I would like to ask how much do you know routing for ASICs?
Because someone may post an answer, and then you will be back asking multiple questions based on that answer.
I do not work in placement and routing. Hence very less idea about routing.
 

dpaul

Advanced Member level 4
Joined
Jan 16, 2008
Messages
1,453
Helped
305
Reputation
610
Reaction score
301
Trophy points
1,373
Location
Germany
Activity points
10,922
Because the registers (DFFs) are located very close to your logic blocks whereas the RAMs are located at a certain distance. Also the DPRAMs have a wrapper logic around them which introduces some clock cycle latency while accessing DPRAMs.
 

fragnen

Member level 5
Joined
Apr 3, 2019
Messages
93
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
596
Why do not we then go to realize bigger memories in terms of registers instead of RAM?
 

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top