Advanced Verilog Writing

[mask_layout]

Hi Guys,

Can anyone please share their material/sutdy guide or manual in Advanced verilog writing? Im very new to digital design and on RTL/Synthesis flow part, and I need to study this flow... With the hope i'll be able to write systhesizable verilogs..

I can see there are available trainings as being posted in the web like
**broken link removed**

But i cannot find their training material... Anyone can share please???

Thanks,
mask_layout

 

[damn]

search in google

 

[barkha]

Probably you will get good material in samir palnitkar's second edition book:

Verilog HDL : a guide to digital design and synthesis (2nd Ed.) (IEEE 1364-2001 compliant) Author : PALNITKAR Samir

 

[rsrinivas]

if u wish to write synthesizable HDL i think u need to refer
Verilog Golden Reference by doulos
and later u can refer
HDL Chip Synthesis by Douglas Smith

 

[avanticrk]

if u wish to write synthesizable HDL i think u need to refer
Verilog Golden Reference by doulos
and later u can refer
HDL Chip Synthesis by Douglas Smith

That are very good books indeed

 

[beowulf]

Also refer to a book, Digital Design with Verilog HDL by Michael Ciletti. Its a good starting point.

Apart from that, for good practises refere to a document on Verilog Coding in the Ebooks Upload/Download forum. This is from To*shi*ba. Just search the forum.



HTH,
B

 

[kumar_eee]

refer " Adavnced Digital Design with Verilog-HDL" by Ciletti..
There u can find lots of advanced coding styles..

 

[mask_layout]

Thanks guys.. I have checked the books and some are quite helpful. Though I dont feel i want to go deeply on the writing stuff becouse what i need to do now is to develop a test chip with some 100K gates. I want to integrate some logic, RAMs, decoders and several test circuits.

I wonder if somebody can share or know where to get simmilar designs and architectures.

Becouse I feel test circuits, verilogs, and datasheets does not easily come-out in the WEB. and I really tried searching but cant see much interesting designs.

Does any body have test designs like DEMO CPU's, ALU, MEMORY and the likes?

-geez... gope somebody knows where

-thanks

 

[echo47]

Lots of HDL projects here:
https://www.opencores.org/browse.cgi/by_category
Those are mostly medium-size projects, not small examples, but maybe you can find some useful tidbits inside them.

 

[mask_layout]

geez.. perfect...
thanks echo47 ...

 

[poluekt]

Where can i download examples (verilog source files) for Ciletti book?

 

[soloktanjung]

Here it is:

 

[poluekt]

thank you very much

 

[tariq786]

Which book does these files belong to?

Models and Testbenches 11_10_2004.zip


Please clarify.

Thanks

 

[poluekt]

Advanced Digital Design with the Verilog HDL
Michael D. Ciletti, 1/E, 2003