Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADC question- input voltage range and its sampling frequency

Status
Not open for further replies.

Nassou

Newbie level 3
Joined
Nov 28, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
On Earth
Activity points
1,296
ADC question

Hi Gents,

I have a question that might appear stupid to you experts.... Is there any relationship between ADC input voltage range and its sampling frequency?
Could you please advice some references? Thanks.

Nass
 

Re: ADC question

Nassou said:
... Is there any relationship between ADC input voltage range and its sampling frequency?
Only when the inverse of the sampling frequency gets near to the max. internal (sample, switching, output) time constant of the ADC. And not to forget: for a 10bit ADC, e.g., it takes about 7 time constants (ln 1024) to load a capacitor to about 99,9% of its final value, as not to decrease the inherent (in)accuracy of the 10bit ADC, which is ≈0,1% (1/1024).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top