Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADC imperfection for maximum frequency

Status
Not open for further replies.

Fom

Advanced Member level 2
Joined
Mar 10, 2004
Messages
633
Helped
84
Reputation
168
Reaction score
32
Trophy points
1,308
Location
Taiwan
Activity points
4,456
ADC max frequency

Suppose we have delta-sigma ADC with first order filter (just counter).

If we will gradually increase clock frequency of the ADC what kind of imperfection we will monitor for higher frequency:
INL, DNL, offset, gain, noise or combination of some of them.
Can someone recommend any paper or book on this topic?
Thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top