Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADC architecture for UWB application

Status
Not open for further replies.

pbs681

Full Member level 3
Joined
Aug 19, 2004
Messages
173
Helped
15
Reputation
30
Reaction score
3
Trophy points
1,298
Activity points
1,278
pipeline architecture uwb

Hi all,
Can anybody tell me what is the suitable ADC architecture for UWB app. CAn I use pipelined ADC?
Thanks
 

rfsystem

Advanced Member level 3
Joined
Feb 25, 2002
Messages
914
Helped
148
Reputation
292
Reaction score
38
Trophy points
1,308
Location
Germany
Activity points
9,548
uwb adc design

UWB mean >500MHz bandwidth. So for a ZeroIF receiver about 600-800MHz sampling frequency. A pipeline ADC need charge storage. The critical point is that charge processing circuits are inherent slower because they require some OpAmp architecture to transfer charge and settle within some time. I expect that low bit Flash-ADC is the right choice.
 

    pbs681

    Points: 2
    Helpful Answer Positive Rating

Puppet1

Advanced Member level 2
Joined
May 7, 2004
Messages
689
Helped
11
Reputation
22
Reaction score
9
Trophy points
1,298
Activity points
6,074
uwb adc

check out chandrakasan at MIT

he did some research in this area
 

sankudey

Full Member level 3
Joined
Sep 6, 2005
Messages
177
Helped
37
Reputation
74
Reaction score
11
Trophy points
1,298
Location
India
Activity points
3,515
Flash is definitely good.....but for higher resolution it is bulky.....the substitute is 2-step flash or folding-interpolating...this time people r using folding-interpolating.....u can check out the following references.....

1. An 8-bit 2-Gsample/s folding-interpolating analog-to-digital converter in SiGe technology
Vessal, F.; Salama, C.A.T.;
Solid-State Circuits, IEEE Journal of
Volume 39, Issue 1, Jan. 2004 Page(s):238 - 241
Digital Object Identifier 10.1109/JSSC.2003.820867

Summary: This paper deals with the design and implementation of an 8-bit 2-Gsample/s folding-interpolating analog-to-digital converter (ADC) using a SiGe technology with a unity gain cutoff frequency f/sub T/ of 47 GHz. The high-speed high-resolution ADC has .....

AbstractPlus | References | Full Text: PDF(416 KB) IEEE JNL




2. An 8-bit, 1-Gsample/s folding-interpolating analog-to-digital converter
Wei An; Salama, C.A.T.;
Solid-State Circuits Conference, 2000. ESSCIRC '00. Proceedings of the 26th European
19-21 Sept. 2000 Page(s):228 - 231

Summary: This paper deals with the design and implementation of an 8-bit, 1-Gsample/s folding-interpolating analog-to-digital converter using a conventional 0.5µm self-aligned, double polysilicon bipolar process with maximum unity gain cutoff frequency f.....

AbstractPlus | Full Text: PDF(1024 KB) IEEE CNF

If u need the papers....write to me.....
sankudey
 

rfsystem

Advanced Member level 3
Joined
Feb 25, 2002
Messages
914
Helped
148
Reputation
292
Reaction score
38
Trophy points
1,308
Location
Germany
Activity points
9,548
Caution!!!

Your resolution should match the application requirement. If UWB is MB-OFDM with max QPSK there is max 4-5bit A/D. The benefit of using 8bit would be marginal.

What is the reason to ask for 8bit and 2-step subranging?

google for:

15-03-0449-03-003a-multi-band-ofdm-physical-layer-proposal-update.ppt

15-03-0343-01-003a-multi-band-ofdm-sep03-presentation.ppt
 

jcpu

Full Member level 4
Joined
Dec 17, 2005
Messages
215
Helped
18
Reputation
36
Reaction score
6
Trophy points
1,298
Activity points
2,968
Can some one please teach first:
how is this OFDM + QPSK in MB-OFDM system
different from pure QPSK
so that we can have some feeling about the waveform
to be received.

Thanks in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top