To clarify the query above, when I say adaptive, it means that the design is stable across PVT, or its slew rate is adjustable to the number of loads it drives or the drive current - some sort of like that.
I have asked this because I want to see other ways of designing clock buffers for distribution trees aside from conventional CMOS inverters and integrating DLLs for skew adjustment. Thanks for any insights you may give.