Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Abt CADENCE VERILOG-XL PROBLEM

Status
Not open for further replies.

VINAY_RAO

Junior Member level 2
Joined
Jul 24, 2009
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
IITG
Activity points
1,510
HI,
I am facing many problems while openening VERILOG-XL in CADENCE.If i am going to V-XL through schematic (as tool-simulation-verilog-xl-setup enironment-run directory(ex:mos.run1)) after setup env's ok ,its showing the error as "INVALID VERILOG EXECUTABLE VERILOG,Please check existance and for permissions and try again,relative path names are relative run directory"...If i clsose the simulation option warning then verilog-xl window is opening..after setng up the environment and start interactive(simulation) in between error is coming..That error is "user-settable variable:verilogsimbinary is invalid.,Relative path names are relative to run directory"..
simulation is gtng aborted.If i am opnng directly thru the CIW window its shwng the same prob..
Hw cn i solve this prob???.
Pl reply soon,,pl if u dnt know ,pl ask ur administrator and help me..i am runnng out of time in my project...Its my humble request..
Thank you..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top