about the process for PLL

Status
Not open for further replies.

gingerjiang

Full Member level 3
Joined
Mar 1, 2006
Messages
171
Helped
17
Reputation
34
Reaction score
6
Trophy points
1,298
Activity points
2,181
hi all
i will design a pll.
i want to know if i need a special process for the pll, because the vco will be integrated on the chip.
thanks advance!
 

i think the mixed signal CMOS process will be ok , and should include thick metal for inductor implementation

khouly
 

    gingerjiang

    Points: 2
    Helpful Answer Positive Rating
khouly said:
i think the mixed signal CMOS process will be ok , and should include thick metal for inductor implementation

khouly

thanks khouly
i use a mixed signal process indeed, but this process don't provide inductor. will i design this inductor and simulator it myself?
 

of course u need to design the inductors by yourself and simulate it , and measure it
but u will need full em simulation to get the best results

and it's preferred that the process contain a thick metal option , and accumulation mode varactors


khouly
 

    gingerjiang

    Points: 2
    Helpful Answer Positive Rating
u can always do ring oscillator

Added after 28 seconds:

if ur phase noise spec aint that tough
 

    gingerjiang

    Points: 2
    Helpful Answer Positive Rating
Dear gingerjiang

what is ur PLL target application ?

FS , CDR , modulation , demodulation , clock sync ,

khouly
 

khouly said:
Dear gingerjiang

what is ur PLL target application ?

FS , CDR , modulation , demodulation , clock sync ,

khouly

Dear khouly

I want to design a frequency synthesizer, but I am only a beginner.

I find some softwares for inductor calculation, e.g. appcad, spiral etc., but I don't know whether these tools are enough to design an inductor. I have the doubt about these tools that they don't consider all factors.
 

for inductor design , u should use some EM simulator , and model the inductor good , to get all the paracitics , and so on
u can use momentum , Sonnet , HFSS , whatever u want

khouly
 

    gingerjiang

    Points: 2
    Helpful Answer Positive Rating
Hi
Take attention to isolation of analog and digital parts
Dig part produces noise and sfdr of analog parts degrades
 

    gingerjiang

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…