Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About the dual core design

Status
Not open for further replies.

williamli

Newbie level 5
Joined
Dec 11, 2015
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
58
Hi:
I have the PowerPC 460 Core(whic don't support mulit core instruction),but now I want to finish a design which have dual core, so if I connect the L2 cache to two 460 core and on the other side of L2 cache connect to the system bus,is this scheme feasible?

thank you!
 

Attachments

  • 1.PNG
    1.PNG
    22 KB · Views: 15
Last edited:

williamli

Newbie level 5
Joined
Dec 11, 2015
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
58
I suddenly realized that if connect the L2 to the two 460 core directly,there is a problem about the L1 cache coherency,if I modify the L1 cache,is there some other problem?

thank you!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top