Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

About synopsys Design compiler

Status
Not open for further replies.

shockie

Advanced Member level 4
Joined
Jul 10, 2002
Messages
100
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
500
Hi,
Can anybody tell me the relation between link_library and target_library in Design compiler setup.
 

geconom

Full Member level 3
Joined
Feb 12, 2002
Messages
179
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
1,464
link_library is the library where components already present in the design can be found. target_library is the library with the components that will be used to synthesize a design. In brief, consider the link_library as the input library and the target_library as the output library. The may or they may not be the same (for example when you want to change the implementation technology).

At least, this is what I think :?
 

shockie

Advanced Member level 4
Joined
Jul 10, 2002
Messages
100
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
500
geconom said:
link_library is the library where components already present in the design can be found. target_library is the library with the components that will be used to synthesize a design. In brief, consider the link_library as the input library and the target_library as the output library. The may or they may not be the same (for example when you want to change the implementation technology).

At least, this is what I think :?
It seems that you hit it. Thankyou very much.
For ever i consider the link_library same as the target_library.
 

farmerwang

Member level 3
Joined
May 29, 2002
Messages
59
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
651
just

To explain in a simple way, target library contains the components that you want to "infer", while link library contains the components that you want to "instantiate".
 

bopeep

Newbie level 2
Joined
Jul 25, 2002
Messages
2
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
24
Target library is the ASIC vendor library whose cells are used to generate a netlist for the design described in HDL during synthesis. The HDL code is mapped to cells from this library.
Link library is uesd when the design is already in the form of a netlist or when the source HDL code has cells instantiated from the technology library. Link library indicates to DC, the library in which the descriptions of these cells are available.

Got these explain from "logic synthesis using synopsys",wish it's clear enough

Rgds,
bopeep
 
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top