gaom9
Full Member level 4
modelsim netlist cell library
Hi,
I met a question about using modelsim to simulate the netlist after synthesis (compiled).
After using the DC for synthesis the design(only compile without DFT or other process), I added the output verilog netlist from DC , the std cell library (tsmc18.v) and the testbench to modelsim to check if the design can keep the functions after synthesis, but it fails, most of the output is "XXXXX".
I use the fm to check if the RTL and the netlist after synthesis equivalent, and it is successful, the two are equivalent. The DC reports no any slacks (no hold fix) and error
Why? Is there anything I should pay attention when simulate this netlist, please?
Can any one give me some advice, please?
Thank you!
Best regards!
Hi,
I met a question about using modelsim to simulate the netlist after synthesis (compiled).
After using the DC for synthesis the design(only compile without DFT or other process), I added the output verilog netlist from DC , the std cell library (tsmc18.v) and the testbench to modelsim to check if the design can keep the functions after synthesis, but it fails, most of the output is "XXXXX".
I use the fm to check if the RTL and the netlist after synthesis equivalent, and it is successful, the two are equivalent. The DC reports no any slacks (no hold fix) and error
Why? Is there anything I should pay attention when simulate this netlist, please?
Can any one give me some advice, please?
Thank you!
Best regards!