Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About sample and hold amplifier

Status
Not open for further replies.

mqc_hn

Newbie level 6
Joined
Dec 21, 2003
Messages
11
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
71
For a 12bits ADC,how to determin the gain and accurate of the OP?
 

For 12bit pipeline ADC, OP requirement is listed in below
1. DC GAIN: A > 2^12
2.setting time: τ<1/(2*fs*12*ln(2)) fs is the sampling rate.

Yibin.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top