about porting netlist to tools

[smith_kang]

hi all
i've problem in porting VHDL netlist in encounter.Is VHDl netlist is not portable to these tools.Coz when i convert it to Verilog netlist its working fine.why is this so.Can anybody explain.

thanks in advance
regards

 

[omid219]

Most synthesis tools suport writing netlist in verilog or vhdl. Write verilog netlist and use it for encounter.

 

[ryang]

When importing into backend tool like SOC encounter, the gatelevel netlist must be physical implementable. Generally, the netlist only contains the reference to the standard cell & macroes.IS NOT all the statement of VHDL or Verilog supported by Backend tool.

For example,a verilog netlist cannot contain assign statement in it.

As to detail, check the tool's error message to debug.