Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About long-term jitter

Status
Not open for further replies.

eeweiboy

Newbie level 6
Joined
Aug 30, 2004
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
51
long term jitter

Hi,
I got problem of long-term jitter in my designed PLL(14.318MHz in, 25MHz out), the cycle-to-cycle jitter is about 200ps, however, long-term jitter is about 2.5ns.
what's the main reason cause long-term jitter worse ?
what can I do to improve long-term jitter ??
 

long-term jitter

halo, eeweiboy.
are you doing frequency multiplication PLL?

have you tested your VCO Phase noise at certain frequency offset? since most of the jitter of PLL is contributed by VCO.

normally, you can increase the bias current in VCO to reduce jitter. but there is a trade-off with the increasing of current, power also increase.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top