Selvakumaran_007
Newbie level 3
- Joined
- Mar 12, 2013
- Messages
- 4
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,321
I'm looking to write a code for a bi-directional buffer using verilog, I have a query regarding IN-OUT ports. Are they synthesizable? if so will they produce the required hardware?