Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about delay line design for DLL

Status
Not open for further replies.

slchen

Member level 2
Joined
Nov 23, 2005
Messages
46
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
CC
Activity points
1,647
Dear all:

I am designing a VCDL (inverter chain)for regulated-type DLL.
The target spec. (delay) of the VCDL is 1ns for 1GHz input clock.
Now, the delay of the VCDL is less than 1ns.
So, I want to increase the delay to meet the target spec.
There are two ways to increase delay.
1. increase the number of stages
2. increase the delay of each inverter

Could you explain that which one is better for DLL design.
What is the advantages and drawbacks of these two solutions?

Thanks for your kindly help.
slchen
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top