Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A question that is about the bias of a NMOS transistor

Status
Not open for further replies.

davison7

Junior Member level 2
Joined
Aug 30, 2008
Messages
22
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,281
Activity points
1,456
Hello everybody,

I have a question that is about the bias of a NMOS transistor described in next line.
Why does the drain-source voltage become larger if chosen to the longer gate lengths ?
 

on comparing mosfet lenghthwise, it acts as a voltage divider. so as the length increases voltage also increases. Thats why vds increases with L.
 

Because the gm of the transistor decreases ;-)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top