Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A question of phase noise simulation in Cadence

Status
Not open for further replies.

OMEsystem

Advanced Member level 4
Joined
Dec 1, 2005
Messages
102
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,061
cadence phase noise

I did a phase noise simulation of a VCO with PNoise in Cadence.
But, I got a simulation result as attachment, the phase noise at 10Hz offset
freqeuncy is higher 13dB than carrier power. Is this correct result? How to
recognize the phase noise by this plot?

I would like to know is it normal to get this plot?

Thanks,
 

phase noise cadence

Carrier power is either in watts of dBm. Phase noise is in dBc/Hz. How is it possible to say "phase noise at 10Hz offset
freqeuncy is higher 13dB than carrier power"
 

cadence + phase noise

biff44 said:
Carrier power is either in watts of dBm. Phase noise is in dBc/Hz. How is it possible to say "phase noise at 10Hz offset
freqeuncy is higher 13dB than carrier power"

As you can see, if we integrate the power for 1 Hz wide, the power at 10Hz
offset is 13dBc, that means the power is higher than carrier 13dB by the plot.
Am I right? What I am wondering is the plot looks strange. Is it reasonable to
obtain the simulation result as this attachment?

thanks a lot,
 

phase noise question

Is it correct to say that we cannot integrate the phase noise from 10Hz to 1Meg for example?

What is the minimum offset frequency according to Leeson model where we can say that this theoretical results match the practical result?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top